• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Measurement of current in rcx extracted simulation

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 126
  • Views 13973
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Measurement of current in rcx extracted simulation

ankurprg
ankurprg over 12 years ago

Hi ,

 what is the best way to measure current flowing at a node of a transistor in the rcx extracted view .

do i need to create a probe point in layout ? 

 

Best Regards,

Ankur 

  • Cancel
Parents
  • ankurprg
    ankurprg over 12 years ago

    Hi Quek,

     I am using the IC615.500.132 which i guess is the latest version.

    just to explain it again , I am already using the "out of context" probing for voltage measurement but somehow it does not work for current measurement but on schematic level it works (is there some other setting which i have to turn on ?) ..my extracted view is called "extracted_rc_typical" in the hierarchy editor.

    Second point : i tried to backannotate the parasitics (resistive too) by providing the DC simuation path but the backannotation of parasitics resistor also does not work ..i tried the setup as given in the documentation ( i can successfully backannotate the parasitic cap.)

    Best Regards,

    Ankur

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • ankurprg
    ankurprg over 12 years ago

    Hi Quek,

     I am using the IC615.500.132 which i guess is the latest version.

    just to explain it again , I am already using the "out of context" probing for voltage measurement but somehow it does not work for current measurement but on schematic level it works (is there some other setting which i have to turn on ?) ..my extracted view is called "extracted_rc_typical" in the hierarchy editor.

    Second point : i tried to backannotate the parasitics (resistive too) by providing the DC simuation path but the backannotation of parasitics resistor also does not work ..i tried the setup as given in the documentation ( i can successfully backannotate the parasitic cap.)

    Best Regards,

    Ankur

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information