• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Geometric wire options (VLE)

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 125
  • Views 14562
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Geometric wire options (VLE)

sPoK
sPoK over 12 years ago

How can I set min. num. of cuts, wire width per metal, use of square collinear vias and other options for geometric wire without starting VXL, making my own contraint and setting it for default.

I assume that the geometric wire has the same properties (or most of them) as the "real" wire. 

Is this a bug or a feature? Since in Virtuoso L there is no Wire Asissitant to set all these options (IC6.1.5 ISR13).

Thanks

 

 

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 12 years ago

    It's not a bug. You can create the constraint group in the technology library (maybe as an incremental technology database if you don't want to write to your PDK), either by hand, or using VLS XL to create the constraint groups. Then you can pick the constraint group when using VLS L.

    However, the power comes from using VLS XL. Is there a reason you don't want to use XL?

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • sPoK
    sPoK over 12 years ago

    Thanks Andrew,

    It's important when there is no VLS XL license, so only VLS L license is available.

    I understood your first suggestion as :

    1. Dump extisting tech to .tf file

    2. Edit needed sections

    3. Load edited .tf file (-> merge or replace, I assume both options are executed in the virtual mem so PDK stays intact? )

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 12 years ago

    I would suggest using an incremental technology database. What that means is rather than attaching your design library to the technology library, use the reference option instead. This means that you have a technology file in your design library, but one that is mostly blank and will inherit from the technology library.

    You can then set up your coinstraint group (either by editing the dumped ASCII tech file from your library, modifying, and re-loading, and then saving the tech file), or by using the Process Rule Editor in the constraint manager in VLS XL.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • sPoK
    sPoK over 12 years ago
    Meanwhile, I've found how to set min. number of cuts for geometric wire w/o XL and w/o using ITDB.

    Just add these lines to your local .cdsinit:

    envSetVal("layout" "viaWECutSpecified" 'boolean t)

    envSetVal("layout" "viaWECutRows" 'int 2)

    envSetVal("layout" "viaWECutColumns" 'int 1)

    BR

    S.
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information