Problem: I had a schematic it has several sub cells. I am having netlist for all sub cells an Individual files for every cell .I want concatenate those files into single verilog file and also i want generate schematic for all cells from single verilog file. Could you please help on this.
I am using virtuoso 6.1.45
sorry andrew i am unable to open your suggested link could you please explain me