Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 14661
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Corner Simulation

YonYon

Hi All

I am trying to do the PVT simulation for my circuit using 65nm Global foundries PDK. I am not sure how the process variation simulation is perforemd in this PDK. (TT,FF,FS, SF). The problem seems with model file required for the process simulation. In the gpdk for example there is one file that you need to select to perform TT, FF, FS or SS. could you point out the corresponding file in 65nm GF process or any documentaion where i could refer to.

Thanks!!

Yon 

  • Andrew Beckett
    Wouldn't it be best to ask Global Foundries this question?

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.