Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 13265
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

back annotation of paracitics into schematic

Zitty

Hey there,

 

I´m trying to hunt down paracitics within my design.

I already did a qrc extraction of my layout and got an av_extracted. Then I performed a simulation on this file by choosing it from the config file.

I read that I can create an av_analog_extracted that can be used to back annotate the paracitics to the layout.

To do so I followed the description in this post (www.cadence.com/.../22931.aspx).

My first question on this is: What´s the difference between the av_extracted and the av_analog_extracted?

 

My dc-sim I´m starting out of the config-file of my testbench always exits with an error. The exracted paracitics can not be found.

How should I setup theese tests? I also hat a look on the parasim document but I did not get what the problem could be.

 

 

Parents
  • Zitty

     ok at least the error was solved. I insterted the components as model during qrc extraction.

Reply
  • Zitty

     ok at least the error was solved. I insterted the components as model during qrc extraction.

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.