Stats

  • Locked Locked
  • Replies 9
  • Subscribers 127
  • Views 20100
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Error During AMS simulation

Arslan

Hi, When I run ams simulator Following error occurs:

E,SPCERR (No source,0|0): The program encountered one or more errors while processing the input SPICE file(s) in the AMSD flow. For details, see the following messages.
------
Irun found errors(s) during the processing of SPICE files in AMSD flow.
These could be fatal simulation front-end (SFE) parsing messages or
errors found during AMS SPICE processing. Correct these errors and
re-run simulation since they will effect the AMS simulation results.

What should I do?

Parents
  • swirhun

    UPDATE: I'm writing my solution here so future frustrated people can try to find a solution more quickly.

    Although there are errors in the configuration-checker report, I was able to get AMS simulation working by checking the box "Run with 64 bit binary" in ADEL -> Setup -> Environment. Nothing new was installed.

    A rudimentary testbench now appears to be working! Gate models and their containing folder are specified in ADEL -> Simulation -> Options -> AMS Simualtor -> "Library files" and "Library directories".

    Make sure the config stop list includes "verilog", I have mine set as "spectre verilog" and the view list is "spectre spice verilog verilogams behavioral functional systemverilog schematic veriloga vhdl vhdlams wreal", which I believe is the default if you load the AMS template.

    -Paul 

Reply
  • swirhun

    UPDATE: I'm writing my solution here so future frustrated people can try to find a solution more quickly.

    Although there are errors in the configuration-checker report, I was able to get AMS simulation working by checking the box "Run with 64 bit binary" in ADEL -> Setup -> Environment. Nothing new was installed.

    A rudimentary testbench now appears to be working! Gate models and their containing folder are specified in ADEL -> Simulation -> Options -> AMS Simualtor -> "Library files" and "Library directories".

    Make sure the config stop list includes "verilog", I have mine set as "spectre verilog" and the view list is "spectre spice verilog verilogams behavioral functional systemverilog schematic veriloga vhdl vhdlams wreal", which I believe is the default if you load the AMS template.

    -Paul 

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.