• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. How to find floating metals or unconnected layers in layout...

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 124
  • Views 16350
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to find floating metals or unconnected layers in layout.

hacksgen
hacksgen over 12 years ago

Hi Everyone,

 This is my first post here. I have a custom mixed signal layout which has been designed and redesigned many times. Although I am fairly sure that no floating metals or unconnected layers exist in my layout however I would like to know if it can be verified somehow in cadence. 

Is there any way I can find out if there are any unconnected layers in my layout (perhaps skill code or some function in cadence virtuoso layout editor).

Thanks,

 

 

  • Cancel
  • Alex Soyer
    Alex Soyer over 12 years ago

    hello,

    have you tried Tools -> Find/Replace ?

    Search for: Any Shape in Current Cellview

    Click on Add Criteria

    Choose: No net name

    Thanks,

    Alex

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • hacksgen
    hacksgen over 12 years ago

     Hi Alex,

     Thans for the reply. But that doesn't seem to work as it also highlights metals which are connected to transistors and normal capacitors as well as decoupling capacitors etc..

    The layout was done using both layout-L and layout -XL so as such the connectivity reference of nets between the schematic and the layout might not be one to one.I think this is why it is  also highlighting layout nets and devices which are connected in schematic but cadence thinks that it is unconnected in layout when I apply the above search as you suggest. 

     Please understand the layout is DRC clean as well as LVS checks passes successfully.

    is there any other solution.

     

    Thanks and Regards,

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Alex Soyer
    Alex Soyer over 12 years ago

    Hi,

    I'm sorry but from my side I don't know any other command to do that especially if you connectivity is not compliant with Layout XL.

    Thanks,

    Alex

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information