• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Doubt regarding layout gpdk 45nm

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 126
  • Views 18425
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Doubt regarding layout gpdk 45nm

madhusudha
madhusudha over 12 years ago

Hello

I am are doing my UG Final year project using cadence gpdk 45nm technology,

It would be of great help if someone explain and help us find a solution for the following two error messages:

  => OXIDE.A.1:Minimum area for Active area >=0.035 um

  =>METAL.A.1:Metal area must be >=0.02 um

These errors pertain to vias used- nwell and psub

Could someone also brief about the vias used  for nmos and pmos in gpdk 45nm technology?

Thanks in advance!

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 12 years ago

    Well, the metal area shouldn't be an issue because you'd want to route to them, presumably.

    Similarly you'd usually ensure that the oxide (diffusion) is large enough - you can do this either by placing the via connected to an oxide region, or place a multiple via (set the rows or columns to 3 - this sets the area big enough that a standalone via would not cause an issue, but in practice you're going to want to connect it to something!).

    I don't understand your last question.

    Regards,

    Andrew.

    • Cancel
    • Vote Up +1 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 12 years ago

    Well, the metal area shouldn't be an issue because you'd want to route to them, presumably.

    Similarly you'd usually ensure that the oxide (diffusion) is large enough - you can do this either by placing the via connected to an oxide region, or place a multiple via (set the rows or columns to 3 - this sets the area big enough that a standalone via would not cause an issue, but in practice you're going to want to connect it to something!).

    I don't understand your last question.

    Regards,

    Andrew.

    • Cancel
    • Vote Up +1 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information