Stats

Locked Locked
Replies 2
Subscribers 125
Views 13253
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

ADEXL and VerilogA

Tobben24 over 12 years ago

Hi,

Is it possible to control variables defined in a veriloga symbol from adexl as a normal parameter?

Andrew Beckett over 12 years ago

If it's a parameter passed into the VerilogA model, I don't really understand what your issue is - that should just work?
So maybe you'll need to elaborate?
Regards,
Andrew.
Cancel
Vote Up 0 Vote Down

Cancel
Tobben24 over 12 years ago

Hi,
After some trying I found out that a parameter in VerilogA is overridable through the object property in schematic.
Cancel
Vote Up 0 Vote Down

Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.