• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Problem in Cadence Virtuoso AC analysis

Stats

  • Locked Locked
  • Replies 7
  • Subscribers 125
  • Views 20505
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Problem in Cadence Virtuoso AC analysis

OneNewBoy
OneNewBoy over 12 years ago

Hi all,

I am facing an often discussed problem  while simulating a differential pair in cadence virtuoso.

Though I have biased the transistors through DC  (though they are in subthreshold mode), yet when I try do do ac analysis (I follow all regular steps) I get a zero magnitude at output. Ths schematic is attached.

Can someone help me in debugging this ?

 

 

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 12 years ago

    You probably didn't set the AC magnitude on your input source. I see you have a sine source there, but that won't help in an AC simulation. There is a separate parameter to set the magnitude of the input signal. It's a bit hard to see in your picture - you might have set it in which case your Vac variable needs to be non-zero.

    Other than that, your circuit is probably connected up incorrectly.

    Maybe you can post the input.scs from your simulation (the netlist) and then it's easier to take a look?

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 12 years ago

    You probably didn't set the AC magnitude on your input source. I see you have a sine source there, but that won't help in an AC simulation. There is a separate parameter to set the magnitude of the input signal. It's a bit hard to see in your picture - you might have set it in which case your Vac variable needs to be non-zero.

    Other than that, your circuit is probably connected up incorrectly.

    Maybe you can post the input.scs from your simulation (the netlist) and then it's easier to take a look?

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information