• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. import a GDS file into virtuoso

Stats

  • Locked Locked
  • Replies 19
  • Subscribers 128
  • Views 40750
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

import a GDS file into virtuoso

Graphene1
Graphene1 over 12 years ago

Hi all, 

As part of my final project in Micro electronic devices, i would like to open a GDS file in virtuoso . I was trying to do the following steps: 

1. create new library

2. in that library -  File->import->Stream

In the  end of that process I couldnt find any new layout to open.

Does anyone has an idea?

Thanks! 

 

  • Cancel
Parents
  • PhD Electronic
    PhD Electronic over 12 years ago

     Here's what I've done:

    I created a counter in schematic virtuoso, after that I created its symbol.

    Whith ENCOUNTER i generated its layout, I routed it but I clould not do Timing delay I don't know why?

    After I saved in gds file: Map File=> streamOut.map; Library Name=> DesigneLib; I checked "Uniquify Cell Names" and "White abstract information for LEF Macros"

    To import it: file- import- stream  then I just checked "Generate Technology Information From Stream File" then apply 

    Then here I have not any error or warning !

    The problem then, is the fact that the layout isn't imported correctly since the metal1 and all the connections made of metal1 aren't displayed (or not imported). 

    In addition to that, while running the lvs, I obtain a lot of warnings informing me that all my transistors aren't recognized.

    I don't know if I need to detail more ? that's exactly all what I did ! Can you please have any explanation. 

    Thanks for your patience! 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • PhD Electronic
    PhD Electronic over 12 years ago

     Here's what I've done:

    I created a counter in schematic virtuoso, after that I created its symbol.

    Whith ENCOUNTER i generated its layout, I routed it but I clould not do Timing delay I don't know why?

    After I saved in gds file: Map File=> streamOut.map; Library Name=> DesigneLib; I checked "Uniquify Cell Names" and "White abstract information for LEF Macros"

    To import it: file- import- stream  then I just checked "Generate Technology Information From Stream File" then apply 

    Then here I have not any error or warning !

    The problem then, is the fact that the layout isn't imported correctly since the metal1 and all the connections made of metal1 aren't displayed (or not imported). 

    In addition to that, while running the lvs, I obtain a lot of warnings informing me that all my transistors aren't recognized.

    I don't know if I need to detail more ? that's exactly all what I did ! Can you please have any explanation. 

    Thanks for your patience! 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information