• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. ADEXL - test fixture flag

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 126
  • Views 932
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

ADEXL - test fixture flag

Zdeno
Zdeno over 12 years ago

Hello,

can anyone describe what does "test fixture flag" mean exactly? And where can I find this option in ADEXL? I have searched the documentation with no success. I use IC_6.1.5HF132 64bit

Message from log file:

WARNING (VLOGNET-121): You are netlisting with the test fixture flag set to OFF.
This could result in possible timescale directive violations. No
timescale irective will be added by the netlister. Set the test fixture option to ON
before netlisting if there are such violations.

Thank you very much for answer in advance.

Regards, Zdenko

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 12 years ago

    Zdenko,

    My guess is that you're simulating using AMS? Or are you using spectreVerilog or ultrasimVerilog? Maybe you have one of these variables in a .simrc file or  .cdsinit somewhere:

     simVerilogTestFixtureFlag

    In Tools->NC Verilog, this corresponds to the "Generate Verilog Test Fixture Template" option on Setup->Netlist. In UltraSimVerilog (and spectreVerilog, I think - I only checked one of them), this is on Setup->Environment and then the "Verilog Netlist Option" button.

    I don't know whether this impacts AMS simulation or not.

    And it's only a warning...

    Andrew.

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 12 years ago

    Zdenko,

    My guess is that you're simulating using AMS? Or are you using spectreVerilog or ultrasimVerilog? Maybe you have one of these variables in a .simrc file or  .cdsinit somewhere:

     simVerilogTestFixtureFlag

    In Tools->NC Verilog, this corresponds to the "Generate Verilog Test Fixture Template" option on Setup->Netlist. In UltraSimVerilog (and spectreVerilog, I think - I only checked one of them), this is on Setup->Environment and then the "Verilog Netlist Option" button.

    I don't know whether this impacts AMS simulation or not.

    And it's only a warning...

    Andrew.

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information