• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Test Bench for Clocked Comparator

Stats

  • Locked Locked
  • Replies 5
  • Subscribers 131
  • Views 17324
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Test Bench for Clocked Comparator

ksnf3000
ksnf3000 over 12 years ago
Hi All,

I have a clocked comparator. The differential stage in the design has a clock which allows it control the pMOS and nMOS transistors.

The problem i am having is while doing the dc and ac simulations of the comparator. On giving a pulse input to the Vclk pin, i am not getting the desired result.

Please let me know how the test bench should be for determining the dc and ac parameters of this circuit.

Thanks,
Kashif
  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 12 years ago

    Kashif,

    Not sure your last response is terribly helpful (nor was the question from VKhlyupin to be honest).

    Anyway, you can only use ac analysis on a Linear Time Invariant system - but what you have here is a Linear Time Variant (or Linear Time Varying) system. Put another way, the ac analysis does a small signal analysis around a single dc point - but in this case your operating point is actually a period of the clock. So similarly dc doesn't make a whole lot of sense either.

    What you need to do is to use pss and pac to analysis your system. This allows you to look at the time-averaged AC response of the circuit over a period of operation. Whilst these analyses are commonly used in RF design, they are also suitable for other kinds of switching circuits such as switched capacitor filters, chopper-stabilized amplifiers, and switched comparators. See this paper for details on using it with switched capacitor design, for example.

    Kind Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • VRaviteja
    VRaviteja over 7 years ago in reply to Andrew Beckett

    How to make ideal clocked comparator in cadence?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • VRaviteja
    VRaviteja over 7 years ago in reply to Andrew Beckett

    How to make ideal clocked comparator in cadence?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information