• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Monte-Carlo simulation and writing to file from Verilog...

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 125
  • Views 12743
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Monte-Carlo simulation and writing to file from VerilogA

svilen
svilen over 12 years ago

I'm running 100 MC simulations from ADEXL. My setup includes a verilogA block which among other things also writes results to a file. The problem I'm having is that in my case 10 MC runs use the same process and each one of them overwrites the content of the file from the previous run. So, at the end I don't have the results from all 100 MC runs in th efile but maybe just from the last 10. I can't have 100 separate processes running 100 MC runs because of licensing restrictions. Can anyone suggest a way to either have each MC run write to a separate file or how to use $fopen to append to a file and not overwrite it?
Thanks.

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information