• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Have problem in simulating circuit in virtuoso ADE

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 125
  • Views 13550
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Have problem in simulating circuit in virtuoso ADE

sunilreddy
sunilreddy over 12 years ago

Hi 

I generated a ideal adc from model writer option and then i created symbole for that.  I created a test bench for that model but when i simulate using virtuoso ADE i am getting error

The error is in my verilog module i defined as a register dout<7:0> but when i created the netlist from the schematic it is taking individual bits so it is saying that undefined model can any one help how to get single wire name in the netlist for the wide bus 

i am attaching the error message and schematic with this message  

  • Schematic.jpg
  • View
  • Hide
  • Cancel
Parents
  • sunilreddy
    sunilreddy over 12 years ago

    hai andrew

    it is verilog-AMS code

    and the error i got is same as  Problem while running verilog-ams block in cadence schematic editor started by indra

    /forums/p/26739/1325379.aspx#1325379 from that i got know that i need to setup AMS environment. i studied the user manual but i am unable to get it as i am new to linux and cadence so can you please elaborate me how to do the simulation with verilog-AMS code with schematic test bench.

     

    Regards

    Sunil  

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • sunilreddy
    sunilreddy over 12 years ago

    hai andrew

    it is verilog-AMS code

    and the error i got is same as  Problem while running verilog-ams block in cadence schematic editor started by indra

    /forums/p/26739/1325379.aspx#1325379 from that i got know that i need to setup AMS environment. i studied the user manual but i am unable to get it as i am new to linux and cadence so can you please elaborate me how to do the simulation with verilog-AMS code with schematic test bench.

     

    Regards

    Sunil  

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information