Stats

  • Locked Locked
  • Replies 1
  • Subscribers 126
  • Views 13042
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

where to insert an additional transistor level circuit in digital flow?

Shiny

Hello All,

I am performing a complete digital implementation flow to a given circuit. I started with behavioral vhdl, used Cadence Buildgates with osu018 std cell library and obtained structural verilog format. Next, I used Cadence SOC Encounter for place-and-route, exported .gds output format and imported into virtuoso to obtain a final layout and extracted a spice netlist out of it. My experimentation is supposed to be on this final netlist.

My problem is I need to insert a transistor level sensor circuit into my original circuit. I am really not sure in which phase to insert it. I am not able to insert it during structural synthesis as my transistor level circuit cannot be represented to standard gates. I am not even able to insert it in final spice netlist as it is not really structural. 

Please let me know if you have any ideas.

Thanks,

Shiny 

  • Hi Shiny

    Perhaps you need to do it as follows:
    a. Design the sensor schematic in Virtuoso
    b. Create the sensor layout in Virtuoso
    c. Generate abstract view for the layout using abstract generator
    d. Export LEF file from the abstract view
    e. Manually edit your structural verilog netlist to include a blackbox representation of the sensor
    f. Do place & route in Encounter using the additional LEF file and modified verilog netlist


    Best regards
    Quek

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.