• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. How to set the model parameter STIMOD in simulation?

Stats

  • Locked Locked
  • Replies 11
  • Subscribers 125
  • Views 20114
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to set the model parameter STIMOD in simulation?

Alex Liao
Alex Liao over 12 years ago
Hi

The STIMOD is the LOD stress effect model selector. I can view this after any simulation by printing the model parameter in virtuoso ADE. But I have checked the modelfile.scs which is included in any simulation. It is BSIM4.5 and no such selector found in it. Is there anybody who knows how to set this STIMOD? If it is in print MODEL parameter, it should come from somewhere. Anyone who has knowledge and presents here is highly appreciated.

Thanks,

Alex
  • Cancel
Parents
  • Alex Liao
    Alex Liao over 12 years ago

    Hi Andrew, my server cashed so I can only try your suggestion next week.

    But for you last question, I can answer you now.

    To be frank with you, a standard model is enough for running simulation from the perspective of a 

    circuit designer. As a researcher, I care about the significance brought about by any changes of meaningful 

    parameters. For instance, the impact of STI, you can always simulate the impact of it in any circuit. But the 

    distance of cells in real layout largely contribute to STI impact on performance especially in sub-65nm 

    technology node. If people only consider running post-layout simulation iteratively to satisfy specifications, 

    that's still OK for using standard model. However, unlike digital system design, mixed-signal design requires 

    large design cycle. A bottleneck of a project involving large system may rely on the progress of analog part. 

    Those time are money. Those who want to integrate more layout information into schematic-level simulation is 

    making a big difference in reducing cycles of traditional design flow. We call it design optimization at pre-

    layout stage. Such group of people need to know how much influence STI can bring about. If one do not know the 

    performance gap between non-STI and STI-included simulation, how can he/she completes the optimization in 

    schematic-level. The sensitive analysis cannot be performed; no data comparison regarding the degree of 

    influence of layout-dependent factors (WPE, STI). On top of that, I cannot verify the effectiveness of my 

    manually calculated equation if I cannot switch off STI. If I can, I would switch off the impact of STI and 

    replace with my parameters to see if the performance resulting from my values matches with the one simulated 

    using standard model with STI-effect switch on. Through tuning my parameters I could reflect the STI impact in 

    early stage, intelligently repeat simualtion, give advises to layout designers, accomplish optimization. Nobody 

    approves those equations or optimization methodology if I cannot even reflect non-STI, the very ideal case in 

    my paper. This is why I want to modify the 'perfect' model. So I may not only have question on the performance 

    of a circuit, I may have questions on how those stuff interactive with each other reflecting a simulation in 

    Specter because now the Spectre is the only tool I can verify my thought. Know them, modify them, verify them and make a difference! 

     

    I sincerely appreciate your help provied to me as well as those friends from EDAboard forum! I am lack of knowlege as a beginer however it is all of you who are supporting me in the course of research. Thank you all.

     

    Best Regards,

    Alex 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Alex Liao
    Alex Liao over 12 years ago

    Hi Andrew, my server cashed so I can only try your suggestion next week.

    But for you last question, I can answer you now.

    To be frank with you, a standard model is enough for running simulation from the perspective of a 

    circuit designer. As a researcher, I care about the significance brought about by any changes of meaningful 

    parameters. For instance, the impact of STI, you can always simulate the impact of it in any circuit. But the 

    distance of cells in real layout largely contribute to STI impact on performance especially in sub-65nm 

    technology node. If people only consider running post-layout simulation iteratively to satisfy specifications, 

    that's still OK for using standard model. However, unlike digital system design, mixed-signal design requires 

    large design cycle. A bottleneck of a project involving large system may rely on the progress of analog part. 

    Those time are money. Those who want to integrate more layout information into schematic-level simulation is 

    making a big difference in reducing cycles of traditional design flow. We call it design optimization at pre-

    layout stage. Such group of people need to know how much influence STI can bring about. If one do not know the 

    performance gap between non-STI and STI-included simulation, how can he/she completes the optimization in 

    schematic-level. The sensitive analysis cannot be performed; no data comparison regarding the degree of 

    influence of layout-dependent factors (WPE, STI). On top of that, I cannot verify the effectiveness of my 

    manually calculated equation if I cannot switch off STI. If I can, I would switch off the impact of STI and 

    replace with my parameters to see if the performance resulting from my values matches with the one simulated 

    using standard model with STI-effect switch on. Through tuning my parameters I could reflect the STI impact in 

    early stage, intelligently repeat simualtion, give advises to layout designers, accomplish optimization. Nobody 

    approves those equations or optimization methodology if I cannot even reflect non-STI, the very ideal case in 

    my paper. This is why I want to modify the 'perfect' model. So I may not only have question on the performance 

    of a circuit, I may have questions on how those stuff interactive with each other reflecting a simulation in 

    Specter because now the Spectre is the only tool I can verify my thought. Know them, modify them, verify them and make a difference! 

     

    I sincerely appreciate your help provied to me as well as those friends from EDAboard forum! I am lack of knowlege as a beginer however it is all of you who are supporting me in the course of research. Thank you all.

     

    Best Regards,

    Alex 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information