Stats

  • Locked Locked
  • Replies 1
  • Subscribers 126
  • Views 13210
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

ISFET layout design

ronaldomponte

Hello,

Is it possible to design an ISFET sensor thru Cadence Design Enviroment tools? 

If it is possible, I guess it may be necessary to breach some design rules, isn't it?

Could anyone guide me thru this specific design? How can I breach the design rules? Is it possible to coat different materials (e.g. Si3N4) over the gate insulator? How about the layout?

Thank you very much.

Best regards.  

  • Quek

    Hi Ronald

    Yes, it is possible to design an ISFET sensor using Virtuoso platform. I googled for "ISFET spectre simulation" and found quite a number of research papers written using Virtuoso. E.g.

    CMOS readout circuitry for ISFET microsystems

    I think you should contact a suitable foundry and get a process design kit (PDK). The kit should contain the information which you need.

    Best regards
    Quek

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.