Stats

  • Locked Locked
  • Replies 13
  • Subscribers 128
  • Views 20600
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

verilogA encryption for spectre

Fabb

Hello,

 

I would like to encrypt a compact analog model written in verilogA and executed with spectre and ultrasim.

In the spectre doc, I found that a netlist could be encrypted wtih

spectre_encrypt [-i input_file] [-o output_file] [-all]

but what about a verilogA file?

 Regards,

 

Fabrice

Parents

  •  Why can't it be used for simulation? From the command line, using this in a spectre netlist:

    ahdl_include "mymodel.va.vap" 

    works fine. If you want it to be in a veriloga view inside  a Virtuoso library, there's nothing to stop you renaming the ".vap" to "veriloga.va" - it will still work OK. There's nothing special about this .vap suffix.

    Regards,

    Andrew.

Reply

  •  Why can't it be used for simulation? From the command line, using this in a spectre netlist:

    ahdl_include "mymodel.va.vap" 

    works fine. If you want it to be in a veriloga view inside  a Virtuoso library, there's nothing to stop you renaming the ".vap" to "veriloga.va" - it will still work OK. There's nothing special about this .vap suffix.

    Regards,

    Andrew.

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.