• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Ultrasim Verilog simulation with ncvlog

Stats

  • Locked Locked
  • Replies 5
  • Subscribers 125
  • Views 15259
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Ultrasim Verilog simulation with ncvlog

Bardia B
Bardia B over 11 years ago

I have a problem with Ultraim Verilog. The problem is that my verilog code is not supported by verilog -XL and gives error.

I was wondering if there is anyway to  use nc-vlog instead of Verilog -XL during ultrasim verilog simulation?

 Thank you,

Bardia 

  • Cancel
Parents
  • Bardia B
    Bardia B over 11 years ago
    OMG! what a rookie mistake! Thanks a lot for your help Anderw. I didn't know that option (solver) exists at all.

    So when i choose the ultrasim in solver, the conservative/moderate/liberal option will be ignored? (accuracy options during enabling the transient analysis)

    also I get an error like this when I run the simulation:

    No connection module found: Need an input port of discrete discipline logic, and an output port of continuous discipline electrical.

    Do i need to insert a connection betwenn digital (verilog) module and analog part to convert logic levels to voltage level, right? where I can find this connection module?

    Sorry if these are very basic  questions. But this is the first time I am running mixed-mode simulation. I would appreciate if you can introduce a good tutorial or user guide for this.

    Thanks again,
    Bardia.
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Bardia B
    Bardia B over 11 years ago
    OMG! what a rookie mistake! Thanks a lot for your help Anderw. I didn't know that option (solver) exists at all.

    So when i choose the ultrasim in solver, the conservative/moderate/liberal option will be ignored? (accuracy options during enabling the transient analysis)

    also I get an error like this when I run the simulation:

    No connection module found: Need an input port of discrete discipline logic, and an output port of continuous discipline electrical.

    Do i need to insert a connection betwenn digital (verilog) module and analog part to convert logic levels to voltage level, right? where I can find this connection module?

    Sorry if these are very basic  questions. But this is the first time I am running mixed-mode simulation. I would appreciate if you can introduce a good tutorial or user guide for this.

    Thanks again,
    Bardia.
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information