I have a problem with Ultraim Verilog. The problem is that my verilog code is not supported by verilog -XL and gives error.
I was wondering if there is anyway to use nc-vlog instead of Verilog -XL during ultrasim verilog simulation?
The problem is solved and the ams designer is running perfectly.
Thanks for your help Andrew.