• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. monte carlo simulations on instance/output parameters

Stats

  • Locked Locked
  • Replies 6
  • Subscribers 126
  • Views 3645
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

monte carlo simulations on instance/output parameters

reliability
reliability over 11 years ago

Hi, I am using ADEXL to conduct MC statistial simulations.I know it is easy to do MC simulation on model paramters like Vth by adding statistical distribution in model card. however, here I need to statistically simulate instance parameters like Leff, width of the nmos...  is there any way to do it? thank You in advance

Ps. Is there anyway to do MC simulations on other variables like power supply ?

  • Cancel
Parents
  • Marc Heise
    Marc Heise over 11 years ago

    That depens on what you are planning to vary.

    Process:  Your device is probably produced on more than one wafer. No wafer is like the other. The production "process" will vary. This is captured by the process variation.

    Mismatch:  Now that device is existing more than once on that same wafer. But also here you have some kind of variation depending on where the device is located on the wafer. This is captured by the mismatch variation.

    Now you can apply both or just one of them, realy depends on what you are looking for.

    For a resistor the process variation can be around +/- 20% and the mismatch +/-5% ( depends on the foundry).

    Process variation is usally larger than mismatch variation.

    Kind regards,

    Marc

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Marc Heise
    Marc Heise over 11 years ago

    That depens on what you are planning to vary.

    Process:  Your device is probably produced on more than one wafer. No wafer is like the other. The production "process" will vary. This is captured by the process variation.

    Mismatch:  Now that device is existing more than once on that same wafer. But also here you have some kind of variation depending on where the device is located on the wafer. This is captured by the mismatch variation.

    Now you can apply both or just one of them, realy depends on what you are looking for.

    For a resistor the process variation can be around +/- 20% and the mismatch +/-5% ( depends on the foundry).

    Process variation is usally larger than mismatch variation.

    Kind regards,

    Marc

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information