• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Parasitic extraction of standalone metal traces (IC6.1.5...

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 14474
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Parasitic extraction of standalone metal traces (IC6.1.5)

Wes8
Wes8 over 11 years ago

Hi,

I have a layout view with multiple metal traces adjacent to one another that I want to simulate as an array of resistors/capacitors. Is there a way to obtain the exact resistance/capacitance of these metal traces through parasitic extraction?

I'm assuming there has to be some sort of linking between the layout of these metal traces and a schematic view in order to run LVS followed by QRC parasitic extraction, but how do you instantiate a standalone metal trace as a resistor/capacitor in schematic view?

Thanks in advanced for any suggestions.

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 11 years ago

     If the layout view really only has just tracks, you would probably need to use some kind of "metal resistor" to break the track in two and then have a different pin on each end of the track. Often PDKs/rule decks have metal resistors formed by a marker over a metal track which creates a small resistor but has the benefit of splitting the wire into two nets - and consequently you can have a pin on each end then. You'd then be able to have a symbol (and schematic) corresponding to this and so could go through the normal LVS, QRC and parasitic resimulation flow.

    Kind Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 11 years ago

     If the layout view really only has just tracks, you would probably need to use some kind of "metal resistor" to break the track in two and then have a different pin on each end of the track. Often PDKs/rule decks have metal resistors formed by a marker over a metal track which creates a small resistor but has the benefit of splitting the wire into two nets - and consequently you can have a pin on each end then. You'd then be able to have a symbol (and schematic) corresponding to this and so could go through the normal LVS, QRC and parasitic resimulation flow.

    Kind Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information