• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Random DC voltage source generation

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 127
  • Views 16585
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Random DC voltage source generation

Tanvir100
Tanvir100 over 11 years ago

Hi there,

I am designing a 10 bit D/A converter and unfortunately my PDK does not support Monte Carlo Simulation.

At least to simulate the threshold voltage mismatch I am trying to create a voltage source or a set of voltage sources which will generate random voltage each time I run the transient simulation in Cadence Spectre ADE.

Then I can connect the bias node to the random dc source and then to the gate of the current source to observe the threshold voltage effect.

It is a bit urgent for me to come up with the idea to do this. It would be great if you could advice me how can I do this in Cadence?

Regards,

Tanvir
  • Cancel
  • Quek
    Quek over 11 years ago
    Hi Tanvir

    Perhaps you can try one of the following 2 methods:

    a. Use an ocean script to run the simulation. The script should contain a loop to vary the input voltages randomly.

    b. Manually add a statistical section in the model file and use ADE-XL to run monte carlo. This would be the easier method. E.g.

    statistics {
     mismatch {
      vary rn1_lvt dist=gauss std=1/1
      }
     }

    Best regards
    Quek
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Tanvir100
    Tanvir100 over 11 years ago

    Dear Quek,

    Thanks for your suggestions. Unfortunately I am using IC 5.1 and I am not familiar witrh writing my own Ocean script. Feeling a bit odd.

    Would you please tell me is there anything in your mind ? May be with Verilog A?

    Any kind of advice is appreciated.

    Kind regards,

    Tanvir

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Frank Wiedmann
    Frank Wiedmann over 11 years ago

    Andrew Beckett has given you a more detailed answer at http://www.designers-guide.org/Forum/YaBB.pl?num=1392438653/1#1.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information