• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. how to tell Input or Ouput stage limit Linearity

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 128
  • Views 13614
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

how to tell Input or Ouput stage limit Linearity

archive
archive over 17 years ago

All,

How can you tell for a system itslinearity is limited by the input stage or output stage?
By simulating IIP3/P1dB vs input power, what is the difference can be observed if input stage limit the linearity or output stage?

Thanks.


Originally posted in cdnusers.org by willchen
  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information