Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 1480
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Is there a function in verilogA like "break" in C or C++ ?

UUinfini

 Hello guys,

Do you know there is a function in verilogA like "break" in C or C++ which can force the code to go to the end in abnormal case ? Thank you.

Best regards,

UU

Parents

  • Hi UU,

    I had a quick scan through the VerilogAMS 2.3.1 LRM and I couldn't see anything to do this. It's possible that I've missed it - but I couldn't spot it anywhere...

    break, continue, etc were added in System Verilog, but I don't think they've made it into VerilogAMS (or the VerilogA subset of AMS) yet (if at all).

    Kind Regards,

    Andrew.

Reply

  • Hi UU,

    I had a quick scan through the VerilogAMS 2.3.1 LRM and I couldn't see anything to do this. It's possible that I've missed it - but I couldn't spot it anywhere...

    break, continue, etc were added in System Verilog, but I don't think they've made it into VerilogAMS (or the VerilogA subset of AMS) yet (if at all).

    Kind Regards,

    Andrew.

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.