Stats

Locked Locked
Replies 0
Subscribers 125
Views 12633
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Spectremdl and Verilog-A variable

Is it possible to write a spectreMDL measurement based on a Verilog-A variable? The verilog-A variable is exported in the ADE waveform viewer. But when I try to run spectreMDL I get the error message that the parameter or terminal is not found in the specificed scope.

I already have:

scs file:

saveOptions options saveahdlvars=all

mdl file

export real meas1 = u1:myahdlvar

Thanks!

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.