• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. connect all the bus lines together

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 125
  • Views 18315
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

connect all the bus lines together

Clidre
Clidre over 11 years ago

Hello,

I have a 10b bus, that I named out<0:1023>. I would like to connect all the lines together in one node and then connect the node to the top plate of a capacitor. If I connect directly  out<0:1023> to the capacitor, I have an error, of course. What can I do? Thanks

  • Cancel
  • ShawnLogan
    ShawnLogan over 11 years ago

     Dear Clidre,

     

    > I have a 10b bus, that I named out<0:1023>.

     Would a 10 bit bus be denoted as out<9:0>?

    > I would like to connect all the lines together in one node and then connect the node to the top plate of a capacitor.

     I can think of two possible means to prevent a schematic error. I am sure many others will have good or better suggestions. Both are shown in the attached schematic.

    1.  Break the capacitor up into 1024 capacitors and connect the bus outputs to the top of each respective capacitor (see top schematic in figure)

    2. Encapsulate your signal source in a symbol view and connect all 1024 outputs together and to the top of your single capacitor (see lower schematic in figure). A warning is generated since all the outputs of the symbol pin are connected together, but there are no errors.

    Perhaps these suggestions might be appealing to you.

    Shawn

    • bus_example.JPG
    • View
    • Hide
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Clidre
    Clidre over 11 years ago
    Thanks! I understood the option no2, but I'm not sure about option no1: if I connect each line to a single capacitance, it doesn't mean that all the capacitances are in parallel, because each bus line is independent from the others. I'll use the second option, anyway. I thought there was a more elegant solution without any warning, but it's ok! Better than errors :) Thank you so much!
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • ShawnLogan
    ShawnLogan over 11 years ago

     Dear Clidre,

     > I'll use the second option, anyway.

    Great - I am glad it helped and I understood your question. If you dislike the warning, you can set Virtuoso to ignore it using the  Options->Check->Rules Setup which will present you with a check box for the warning related to outputs shorted. If the warning irritates you, you can uncheck this box.

    Shawn

    • schematic_rules_check.JPG
    • View
    • Hide
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information