• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. OCC (Operating Condition Check) simulation using AMS

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 125
  • Views 15582
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

OCC (Operating Condition Check) simulation using AMS

Ashwathmp
Ashwathmp over 11 years ago

Hi,

I have testbench setup to do AMS simulation. The simulation runs fine when I use the regular simulation models. When I replace the regular models with those meant for OCC simulation, I get the following error message -

 " ncsim: *E,RNALER: Simulation terminated due to analog error."

 Is OCC simulation supported by AMS simulator? If yes, can someone help me debug this error.

Thanks,

Ashwath 

  • Cancel
Parents
  • Ashwathmp
    Ashwathmp over 11 years ago

    Andrew,

    Thank you for the quick response. I think there is some confusion.

    By OCC simulation, I mean the kind of simulation that tells you if all terminal voltages for the devices are within device specification. See the attached document. [Moderator: Removed because it contained confidential information that the poster was not entitled to post]

    The simulator (/solver) that I chose in ADE-L is 'ams' because my digital block is a verilog code.

    Thanks,

    Ashwath 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Ashwathmp
    Ashwathmp over 11 years ago

    Andrew,

    Thank you for the quick response. I think there is some confusion.

    By OCC simulation, I mean the kind of simulation that tells you if all terminal voltages for the devices are within device specification. See the attached document. [Moderator: Removed because it contained confidential information that the poster was not entitled to post]

    The simulator (/solver) that I chose in ADE-L is 'ams' because my digital block is a verilog code.

    Thanks,

    Ashwath 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information