• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Error while extracting layout.

Stats

  • Locked Locked
  • Replies 5
  • Subscribers 124
  • Views 14766
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Error while extracting layout.

archive
archive over 18 years ago

Dear all,

I get an error when I am trying to extract a layout using Diva. The following is the error.

"Errors exist in the rules file "/sw/cadence/libraries/HCMOS8D//DK_hcmos8d_4.0/Opus/DK_hcmos8d/divaEXT.rul".

Could you please throw some light on where the problem could be. I am using HCMOS8D (0.18u tech) as is evident above.

Thanks and Regards,
Kamesh.


Originally posted in cdnusers.org by kamesh419
  • Cancel
Parents
  • archive
    archive over 18 years ago

    Well, that suggests two things:

    1. Your tech file doesn't match the rule file, since there are warnings about the layer purpose pairs being missing.
    2. It is trying to attach parasitics to a device, which has not been extracted. Perhaps you have to turn on some switch to extract the
    devices found with cp1nwC as the recognition layer.

    You may be able to look through the Diva rules file to see if cp1nwC is being used as part of an extractDevice() type statement.

    However, the simplest thing is probably to ask whoever supplied the Design Kit for support. Have you read the documentation that comes with the design kit? (I assume there is some).

    Regards,

    Andrew.


    Originally posted in cdnusers.org by adbeckett
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • archive
    archive over 18 years ago

    Well, that suggests two things:

    1. Your tech file doesn't match the rule file, since there are warnings about the layer purpose pairs being missing.
    2. It is trying to attach parasitics to a device, which has not been extracted. Perhaps you have to turn on some switch to extract the
    devices found with cp1nwC as the recognition layer.

    You may be able to look through the Diva rules file to see if cp1nwC is being used as part of an extractDevice() type statement.

    However, the simplest thing is probably to ask whoever supplied the Design Kit for support. Have you read the documentation that comes with the design kit? (I assume there is some).

    Regards,

    Andrew.


    Originally posted in cdnusers.org by adbeckett
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information