• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Changing the corner state of individual MOS in Spectre

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 125
  • Views 14193
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Changing the corner state of individual MOS in Spectre

RFStuff
RFStuff over 10 years ago

Dear All,

 I want to change the corner test of individual MOS. PDK has SS,FF,FS,SF,TT corners.

But the problem is :- If I use let's say SF, then all NMOS transistors are in S corner and all PMOSes are in F corner.

What I want is:-

  Let's say I have PM1,NM1,PM2,NM2 in my circuit.

 I want PM1:-S NM1:-F PM2:-T NM2:-S corners.

 How this can be achieved ?

Kind Regards,

  • Cancel
  • Tom Volden
    Tom Volden over 10 years ago

    I'm struggling to understand why you would want to do this.  The models represent the global process variation which should be fairly consistent across the die.  While there will be minor variations from device to device, you should never see as much variation as is typically seen between different process corners.  Mismatch analysis or Monte Carlo simulations with mismatch variation applied would be a more usual way to analyze this situation.

     Regards,

    TOM

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 10 years ago

    Like Tom, I can't work out why you'd want to do this. The only scenario I can think of that would make sense is if you have two blocks which aren't on the same chip - but you want to simulate the interaction between the two and check if one die is in one corner, and the other die is in another. You can do that with the "MTS" capability in ADE XL. But that won't help you to pick different corners for individual transistor instances which would be a really odd thing to do.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information