Stats

Locked Locked
Replies 0
Subscribers 124
Views 12586
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

LVS issues for new device model

I am making a circuit using a new device developed by our research grp. I implemented the device model in veriloga and was able to do the simulations using virtuoso schematic composer. I made a representative symbol and layout for the device. When I try to make the layout for the circuit LVS doesnot show the device in the extracted spice code. I guess some sort of subcircuit implementation in spectre/Spice would be needed but I cant figure out how to implement it so that LVS can recognise it. Should I implement a Spectre cell view and if so how?

Originally posted in cdnusers.org by anisha_r

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.