Stats

Locked Locked
Replies 0
Subscribers 126
Views 12833
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

using veriloga models to simulate nfets and pfets

I know this is similar to a question that was asked on finFETs recently, but I need to use the veriloga model for FET simulation. I need to run simulations in a condition in which the spectre models don't converge. Actually I will eventually need to modify the models. I am having trouble setting up the library structure to successfully run the simulation with the .va files I get from the Berkeley website. How do I create the cell view so it is "legal" and will simulate. at the moment it is looking for the .oa file in the cellview

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.