• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. changing design variables in BSIM CMG 106

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 125
  • Views 12759
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

changing design variables in BSIM CMG 106

usercad
usercad over 10 years ago

I want to plot ( Id versus Vg) at different channel lengths , but when changing L the curve is the same and does not change 

also changing other variables like Tox or Hfin doesn't make any change 

I used the veriloga code with BSIM_CMG model to make an nmos block

I make new library ---new cell view of type verilog and paste the .va code in veriloga.va file and put the .include files in the same place of the verilog.va file 

this warning appear when running I V characteristics

Warning from spectre at dc = 40 mV during DC analysis `dc'

Warning: PTWG_i = 0.000000e+00 is negative, setting it to 0.

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information