• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Drain & Source are swapped in netlist after Assura RCX!...

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 124
  • Views 6057
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Drain & Source are swapped in netlist after Assura RCX!! Help me please!

archive
archive over 17 years ago

Hi,

I'm working on the phisical verification using an Assura flow, there's
two files: RSF_pre and T35FL.pre .. The first is the control file, and the other is the rules file.
When running:
>> assura RSF_pre
and checking the output netlist, I noticed that all MOSFET transistors
have thier Source and drain swapped!!! What is the possible reason
that can cause such swapping???

BTW, where can I find documents about this topic? I have Cadence and Assura installed at my company.

Could any one help me please?
Thanks in advance,
Ahmad


Originally posted in cdnusers.org by ahmad_abdulghany

  • Cancel
Parents
  • archive
    archive over 17 years ago

    Posted By bthayer on 9/12/2007 2:44 PM
    Did you check the pins in the layout & symbol? Is the schematic hooked up correctly (symbols are not upside down or something)?


    Thank you for replying...

    Actually, I don't have the schematic, But I compared extraction results against Calibre results, and Calibre is more convinient with the layout file i have.
    I think this is a rule file issue..
    Any other suggestion?

    Thanks again,
    Ahmad


    Originally posted in cdnusers.org by ahmad_abdulghany
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • archive
    archive over 17 years ago

    Posted By bthayer on 9/12/2007 2:44 PM
    Did you check the pins in the layout & symbol? Is the schematic hooked up correctly (symbols are not upside down or something)?


    Thank you for replying...

    Actually, I don't have the schematic, But I compared extraction results against Calibre results, and Calibre is more convinient with the layout file i have.
    I think this is a rule file issue..
    Any other suggestion?

    Thanks again,
    Ahmad


    Originally posted in cdnusers.org by ahmad_abdulghany
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information