• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. auCDL netlist

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 124
  • Views 13536
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

auCDL netlist

archive
archive over 17 years ago

I have created my own device model for a new device structure using veriloga. Now I am trying to generate a auCDL netlist of a circuit using this device. The auCDL netlist shows the device nets, parameters but not the model name. I have added the model name in CDF simulation information as modelName. Does auCDL netlist work only for pre defined types such as FET, R, C, L ? Is it possible to add a user defined device.


Thanks,
Anisha


Originally posted in cdnusers.org by anisha_r
  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information