Stats

  • Locked Locked
  • Replies 5
  • Subscribers 126
  • Views 14720
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Design based on Nangate 15nm OCL in cadence virtuoso environment

Carmichaeli

Hi everyone,

I plan to design a circuit under 15nm process technology, so I downloaded 15nm Nangate Open Cell Library (nangate.com) and corresponding PTM cards (ptm.asu.edu). But the 15nm Nangate OCL (2014_06.A) don't have virtuoso schematic cell (in 45nm process design package, Nangate OCL provides schematic cell library "NangateOpenCellLibrary" that can be imported into cadence directly). 
Could anybody tell me how I can use the 15nm OCL file and model cards to make a design in virtuoso environment as I did in 45nm process technology?

Thanks a lot!

Regards,
Wayne

Parents
  • Carmichaeli
    Actually, I copied the nmos4 and pmos4 symbols files twice from the analogLib into a new library (change the file name into nfet and pfet, build new symbol and spectre files through the nmos4/pmos4 symbol view) and use CDF to add a new parameter "nfin" to the new components.
    Then spice netlists from the 15nm OCL can be imported successfully into the virtuoso environment and generate corresponding schematic files. Up to now, no error happened. But when I used the schematic generated to do further simulation in ADE (14nm PTM model cards), a fatal error appeared like below:
    ERROR (SFE-1138): "/homes/.../models/14nfet.pm" 4: Model `nfet': nmos level 72 is not supported.
    ERROR (SFE-1138): "/homes/.../models/14pfet.pm" 4: Model `nfet': pmos level 72 is not supported.
    Can anybody tell me the reason for this and how to simulate successfully? (MMSIM101 version is used here)
Reply
  • Carmichaeli
    Actually, I copied the nmos4 and pmos4 symbols files twice from the analogLib into a new library (change the file name into nfet and pfet, build new symbol and spectre files through the nmos4/pmos4 symbol view) and use CDF to add a new parameter "nfin" to the new components.
    Then spice netlists from the 15nm OCL can be imported successfully into the virtuoso environment and generate corresponding schematic files. Up to now, no error happened. But when I used the schematic generated to do further simulation in ADE (14nm PTM model cards), a fatal error appeared like below:
    ERROR (SFE-1138): "/homes/.../models/14nfet.pm" 4: Model `nfet': nmos level 72 is not supported.
    ERROR (SFE-1138): "/homes/.../models/14pfet.pm" 4: Model `nfet': pmos level 72 is not supported.
    Can anybody tell me the reason for this and how to simulate successfully? (MMSIM101 version is used here)
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.