• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. ADE XL : Netlist error

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 125
  • Views 12491
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

ADE XL : Netlist error

frasheed
frasheed over 10 years ago

Hello, 
I am doing post layout simulation and after including my DSPF file in design when I generate the netlist , then in save options netlist is adding some nodes with "I0" in beginning ,
so If my node is first_node, then in netlist it become I0first_node, due to this spectre is ignoring these nodes duirng simulation and I am unable to calculate the current on these nodes, Is there any way I can edit the netlist file and include the edited netlist file for the simulation run ?

Thanks

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information