Stats

Locked Locked
Replies 1
Subscribers 125
Views 12620
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Doubt while doing simulation of circuit

Hii,

I am the student of M.Tech(VLSI),as the part of my project am working with cadence tool.I have doubt about design and simulation of sleepy-stacked transistor with inverter chain logic.

Andrew Beckett over 10 years ago

I'm sorry that you have some doubts. Perhaps you might like to speak to your supervisor since I don't think anyone here can help you since you didn't ask a question...
Cancel
Vote Up 0 Vote Down

Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.