Stats

  • Locked Locked
  • Replies 4
  • Subscribers 125
  • Views 16100
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

gpdk045

analogy

Why do you have DRC errors (Nwell width) even when using pmos1v with default parameter values ?

  • I think this is just a pragmatic decision. Given that you are fairly unlikely to have a single minimum width transistor on its own, most likely you will have other devices in the same well. By not drawing the well at minimum width, it gives you more freedom to stretch the well above or below the device. If it always drew the well at minimum width, and you were then placing the device in a wide-enough well (due to another wider transistor), it would limit where you could place the transistor alongside it.

    This is a wild guess though. Given that the process is a fictional process, it's all a bit arbitrary!


    Andrew.

  • Okay.And lastly what is integrated and detached body type ? Yes, it does increase implant area, but there is no mention of it in the documentation.Is it specific to gpdk045 ?

    Thanks.

  • The two choices add a well or substrate contact (depending on the gender of the transistor). The integrated means it is directly abutting the source region, whereas the detached means it is separated from the source. This appears in various real PDKs too.

    Regards,

    Andrew.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.