• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Problem with GPDK090: triple well layout

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 13653
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Problem with GPDK090: triple well layout

jgmelo
jgmelo over 10 years ago

Hello,
  I am using Cadence GPDK090 and having a few problems with isolated NMOS (triple well).
  For test purposes, what I am trying to make is an inverter, in which the NMOS is isolated. If I use the component nmos1v_iso of GPDK090 in the schematic, it simulates just fine. However, when designing the corresponding layout, I add the layout instance nmos1v_iso and de DRC passes, but the LVS complains that I am using the conventional nmos1v component in the layout, not nmos1v_iso. It seems to be a bug.
  The alternative I already tried: I looked in the GPDK090 documentation the layers that compose nmos1v_iso and, starting from the layout cell nmos1v, I built my own triple well. However, DRC stopped me at all my tries.

  I hope you can help me with this issue. If you need me to send additional information and files, please let me know.
 
  Thanks in advance,
 
  João
 

  • Cancel
Parents
  • jgmelo
    jgmelo over 10 years ago
    Sorry, I forgot to include the software version.
    ====== Products versions ======

    virtuoso version 6.1.5
    sub-version IC6.1.5.500.11

    spectre version 11.1.0 32bit
    sub-version 11.1.0.576.isr17

    assura version av4.1:Production:dfII6.1.5:IC6.1.5.500.17
    sub-version 4.1_USR4
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • jgmelo
    jgmelo over 10 years ago
    Sorry, I forgot to include the software version.
    ====== Products versions ======

    virtuoso version 6.1.5
    sub-version IC6.1.5.500.11

    spectre version 11.1.0 32bit
    sub-version 11.1.0.576.isr17

    assura version av4.1:Production:dfII6.1.5:IC6.1.5.500.17
    sub-version 4.1_USR4
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information