• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Layout (??) - Constraint Group error

Stats

  • Locked Locked
  • Replies 7
  • Subscribers 126
  • Views 6310
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Layout (??) - Constraint Group error

analogy
analogy over 10 years ago

Came across this error a while back :

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 10 years ago
    Looks like your library is not either attached or referencing the PDK library, but is attached to the default (cdsDefTechLib) library instead.
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • analogy
    analogy over 10 years ago
    Ok.How do I check that ?
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • analogy
    analogy over 10 years ago

    And Andrew, if I need gds of gpdk045 ind_A inductor (flattened), the approach should be:

    1.Copy ind_a from gpdk045 to working library

    2.open layout cell of ind_a

    3.Run DRC

    4.Go to View>Hiearchy>Flatten

    Is the right ?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 10 years ago

    analogy said:
    Ok.How do I check that ?

    Use Tools->Technology File Manager, and then use the Graph button in the Utilities section of the toolbox to see what technology libraries are associated with your design library.

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 10 years ago

    analogy said:
    And Andrew, if I need gds of gpdk045 ind_A inductor (flattened), the approach should be:

    I would not copy it, but place an instance of it with the appropriate parameters (since it's a pcell, I believe), and then use Edit->Hierarchy->Flatten, remembering to turn on the "flatten pcells" checkbox.

    I'm not sure flattening a copy of a pcell would stop it being a pcell (I didn't check).

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Charanraj Mohan
    Charanraj Mohan over 8 years ago
    Hi Andrew, I too have the same issue. When I went Tools--> Technology, i can see cdsDefTechLib. How to solve this issue ?
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 8 years ago

    You probably just need to use the Attach on the Tools->Technology form to re-attach the library to the technology library. I don't know how that broke in your case (maybe the library it was attached to has been renamed, or is no longer in your cds.lib?)

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information