Stats

Locked Locked
Replies 1
Subscribers 126
Views 14047
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to make MIM cap model LVS clean

Hi,

I have made a model of capacitor using ideal capacitor. Ideal capacitors does not have any corresponding layout. The layout of the cap contains just metal layers. How I can make it LVS clean as I have to use a lot of these capacitors in my ADC?

Thanks

Quek over 10 years ago

Hi Muhammad

You can define your layout cap as a blackbox. Different LVS tools will have different methods of defining blackboxes.

Best regards
Quek
Cancel
Vote Up 0 Vote Down

Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.