• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. How to verify custom design efficiently?

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 12733
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to verify custom design efficiently?

dogrush
dogrush over 10 years ago

We are using virtuoso platform to perform full custom design. However, I think it maybe not enough to do the function validation with only he spectre simulations. So, I am wondering whether there are some more efficient approaches to do the validation?

First, I came out the idea to perform nc-verilog simulation by create an function view for nfet and pfet. Then extract the verilog netlist from each schematic, and do the nc-verilog simulation.

But, I guess that there maybe some more efficient approaches to verify the functional correctness and the system performance. Such as, using some tools to obtain the characterization for each cell (schematic or layout), and then using some synthesis tools to evaluate the timing, power, and etc. Just like the encounter to do the physical design with standard cell libraries (that is, we build the standard cell libraries?).

Anyone who knows some design tools or design flow/methodologies for the above approaches? Thanks.

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 10 years ago

    Not sure doing a switch level simulation in NC verilog is a particularly good way of doing things (although I have used this approach many years ago with Verilog-XL which had a switch level simulator). Normally you would use models for the digital gates to speed up simulation (i.e. use a Verilog description of the gates). If the circuit isn't digital though, this is not going to help and NC Verilog would not be a good choice.

    Without knowing what type of design you're simulating, or the size of the design, it's hard to give a generic recommendation.

    Kind Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information