• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. How to add a downloaded Library

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 125
  • Views 15307
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to add a downloaded Library

AAS28
AAS28 over 10 years ago

Hi,

I want to try designing FinFET circuits. For that I downloaded the BSIM CMG 108.0 from http://www-device.eecs.berkeley.edu/bsim/. It contains 'Benchmark test', ' code' and technical manual. But I don't know how to add this as a library in my installed cadence version. I saw similar posts asking similar question, but the answers were not clear to me. I would be really grateful if you could point out the procedure I need to follow in order to add that library so that I can start.

Thanks

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 10 years ago

    Is there some professor telling people to do this? This is the second similar question in a couple of days:

    http://community.cadence.com/cadence_technology_forums/f/38/t/33506

    The answer is simple: don't do this. Spectre has had the "bsimcmg" model built in for some time now and so there is absolutely no point fighting to get a Verilog-A implementation used instead (which will be slower than the built-in model).

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 10 years ago

    Is there some professor telling people to do this? This is the second similar question in a couple of days:

    http://community.cadence.com/cadence_technology_forums/f/38/t/33506

    The answer is simple: don't do this. Spectre has had the "bsimcmg" model built in for some time now and so there is absolutely no point fighting to get a Verilog-A implementation used instead (which will be slower than the built-in model).

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information