• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Noise margin analysis of a differential circuit

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 125
  • Views 12957
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Noise margin analysis of a differential circuit

sazjad
sazjad over 10 years ago

Hello, 

Is there any option in Cadence Virtuoso to find the noise margin (NM)? I am trying to find the noise margin of  a differential circuit (differential amplifier). As of now, I am trying to find it through the VTC curve using the similar method of finding NM of CMOS inverter. But I am not sure what is the correct way of doing this. 

FYI I am using Virtuoso 6.1.6-64b.


Thank you for your time and help!

-Sazjad 

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information