Stats

  • Locked Locked
  • Replies 0
  • Subscribers 125
  • Views 13122
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Best Practices for Compact Modeling in Verilog-A

Frank Wiedmann

Here is a recent article written by the international experts on this subject:

Best Practices for Compact Modeling in Verilog-A

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.