• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Parasitic extraction of FinFET inverter using planner CMOS...

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 126
  • Views 13497
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Parasitic extraction of FinFET inverter using planner CMOS rules

skvishvakarma
skvishvakarma over 9 years ago

Hi

I have 15nm free pdk from NCSU and can design inverter layout and also check the design rules.

But I can't extract the parasitic as I don't have LVS and XRC rules file.

Is there any way to extract the parasitics in this situation?

I am thinking to extract the parasitics using old planner MOS rules (65nm, 90, 45 etc), would it be good?

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 9 years ago

    I rather doubt that would work. Unless the LVS rules can recognize the devices and layers used in the PDK, it's not going to be of much use.

    Looking at the NCSU site about this PDK: (that's the release notes), it seems that the LVS and XRC rules are planned for the next release. However, since all the Physical Verification rules are for Calibre (which is a Mentor Graphics product, not a Cadence Design Systems product), this doesn't seem a particularly appropriate forum to ask this question unless you are using a Cadence physical verification tool (you didn't say which tools you were using) and are appealing to find out if somebody has written some rules already for this pseudo-technology.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 9 years ago

    I rather doubt that would work. Unless the LVS rules can recognize the devices and layers used in the PDK, it's not going to be of much use.

    Looking at the NCSU site about this PDK: (that's the release notes), it seems that the LVS and XRC rules are planned for the next release. However, since all the Physical Verification rules are for Calibre (which is a Mentor Graphics product, not a Cadence Design Systems product), this doesn't seem a particularly appropriate forum to ask this question unless you are using a Cadence physical verification tool (you didn't say which tools you were using) and are appealing to find out if somebody has written some rules already for this pseudo-technology.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information