• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. VerilogIn import of structural/behavioral design

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 129
  • Views 1318
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

VerilogIn import of structural/behavioral design

JohnB70
JohnB70 over 10 years ago

Hi,

I want to use VerilogIn to import a hierarchical behavioral verilog design so that I can simulate with ADE/AMS.

Do I just need to specify the highest level verilog file? Or do I need to specify all files in the design?

If all need to specified, do I keep adding these to the "Verilog Files to Import" field, or can I list them in a file?

Where would I specify this file name.

The designer also uses a variable that sets the size of a register bank. This needs to be predefined before he simulates the verilog and I presume it needs to be predefined for verilog in also. How do I predefine this variable.

Thanks,

John

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 10 years ago

    John,

    You need to specify all the files you want to import. You can either specify these directly through the UI, or add them in a file and use the -f option on the form. Also in that file you could use -DEFINE to define any preprocessor macros needed (I think that's what you're talking about) - see "ihdl -help" for more info on that, but it follows the same kind of arguments to ncverilog, verilog and irun.

    Regards,

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 10 years ago

    John,

    You need to specify all the files you want to import. You can either specify these directly through the UI, or add them in a file and use the -f option on the form. Also in that file you could use -DEFINE to define any preprocessor macros needed (I think that's what you're talking about) - see "ihdl -help" for more info on that, but it follows the same kind of arguments to ncverilog, verilog and irun.

    Regards,

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information