• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Composer Schematic with Split Bus Naming

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 125
  • Views 18254
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Composer Schematic with Split Bus Naming

ckteng
ckteng over 9 years ago

I've got a complicated wiring situation. I'd like to create a simple expression to capture the following pattern with buses "a" and "b":

b<59>,b<19>,a<59>,a<19>,...,b<41>,b<1>,a<41>,a<1>,b<40>,b<0>,a<40>,a<0>

I can't see a way to have the bus split up like this and have the incrementing pattern. I'd really like to avoid having to write out the bits one-by-one.

There is the repeating operator but that will just repeat the pattern given 20 times.

<*20>(b<40>,b<0>,a<40>,a<0>)

Any ideas? Thanks!

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 9 years ago

    Marc,

    I don't think you can create naming syntax for interleaved busses without explicitly naming all the bits. There's a recent CCR asking for such capability, 1492066, so please contact customer support and request a duplicate on your behalf (make sure you list your specific requirement, because it's slightly different from what is discussed in that CCR). It's possible that you might need to add patch cords to alias the two halves of each bus so that the bit ranges are common for all interleaved signals, but knowing your request might mean that if implemented, you scenario could be taken into account in any enhancement.

    Right now, the only way is probably to write some SKILL code to generate the expression to avoid you having to type it:

    for(bit 0 19
       sprintf(expr "b<%d>,b<%d>,a<%d>,a<%d>%s" bit+40 bit bit+40 bit if(bit==0 "" strcat("," expr)))
    )

    The variable expr will contain your expression afterwards.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • ckteng
    ckteng over 9 years ago

    Thanks! OK, I will look into filing a CCR.

    I was going to write Perl code to generate the net names. I foresee running into a problem because the label name is limited to 1024 characters. I may have hundreds of nets each with lengthy names.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 9 years ago
    You may need to use a patch from basic to alias the names to something shorter to avoid any limitations. I didn't think the name was limited 1024 characters these days though (although it will be a bit cumbersome if it is very long...)
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information